


•

 \bigcirc

 (\bullet)


 (\bullet)

What's in the box



Visit www.okdo.com/getstarted for more detailed set-up instructions






RASPBERRY Pi4 TECHNICAL DATA

www.OKdo.com

RASPBERRY PI 4 TECHNICAL DATA



OVERVIEW

Raspberry Pi 4 Model B is the latest product in the popular Raspberry Pi range of computers. It offers ground-breaking increases in processor speed, multimedia performance, memory, and connectivity compared to the prior-generation Raspberry Pi 3 Model B+, while retaining backwards compatibility and similar power consumption. For the end user, Raspberry Pi 4 Model B provides desktop performance comparable to entry-level x86 PC systems.

This product's key features include a high-performance 64-bit quad-core processor, dual-display support at resolutions up to 4K via a pair of micro-HDMI ports, hardware video decode at up to 4Kp60, up to 4GB of RAM, dual-band 2.4/5.0 GHz wireless LAN, Bluetooth 5.0, Gigabit Ethernet, USB 3.0, and PoE capability (via a separate PoE HAT add-on).

The dual-band wireless LAN and Bluetooth have modular compliance certification, allowing the board to be designed into end products with significantly reduced compliance testing, improving both cost and time to market.



RASPBERRY PI 4 TECHNICAL DATA


SPECIFICATIONS

Processor:	Broadcom BCM2711, quad-core Cortex-A72 (ARM v8) 64-bit SoC @ 1.5GHz
Memory:	1GB, 2GB or 4GB LPDDR4 (depending on model)
Connectivity:	2.4 GHz and 5.0 GHz IEEE 802.11b/g/n/ac wireless LAN, Bluetooth 5.0, BLE Gigabit Ethernet 2 ×USB 3.0 ports 2 ×USB 2.0 ports
GPIO:	Standard 40-pin GPIO header (fully backwards-compatible with previous boards)
Video & sound:	2 ×micro HDMI ports (up to 4Kp60 supported) 2-lane MIPI DSI display port 2-lane MIPI CSI camera port 4-pole stereo audio and composite video port
Multimedia:	H.265 (4Kp60 decode); H.264 (1080p60 decode, 1080p30 encode); OpenGL ES, 3.0 graphics
SD card support:	Micro SD card slot for loading operating system and data storage
Input power:	5V DC via USB-C connector (minimum 3A*) 5V DC via GPIO header (minimum 3A*) Power over Ethernet (PoE)–enabled (requires separate PoE HAT)
Environment:	Operating temperature 0–50°C
Compliance:	For a full list of local and regional product approvals, please visit https://www.raspberrypi.org/documentation/ hardware/raspberrypi/conformity.md
Production lifetime:	The Raspberry Pi 4 Model B will remain in production until at least January 2026.



RASPBERRY Pi 4 TECHNICAL DATA

PHYSICAL SPECIFICATIONS



Warnings


- This product should only be connected to an external power supply rated at 5V/3A DC or 5.1V/ 3A DC minimum*. Any external power supply used with the Raspberry Pi 4 Model B shall comply with relevant regulations and standards applicable in the country of intended use.
- This product should be operated in a well-ventilated environment and, if used inside a case, the case should not be covered.
- This product should be placed on a stable, flat, non-conductive surface in use and should not be contacted by conductive items.
- The connection of incompatible devices to the GPIO connection may affect compliance and result in damage to the unit and invalidate the warranty.
- All peripherals used with this product should comply with relevant standards for the country of use and be marked accordingly to ensure that safety and performance requirements are met. These articles include but are not limited to keyboards, monitors and mice when used in conjunction with the Raspberry Pi.
- Where peripherals are connected that do not include the cable or connector, the cable or connector must offer adequate insulation and operation in order that the relevant performance and safety requirements are met.


Safety instructions

- Do not expose to water or moisture, or place on a conductive surface whilst in operation.
- Do not expose it to heat from any source; Raspberry Pi 4 Model B is designed for reliable operation at normal ambient room temperatures.
- Take care whilst handling to avoid mechanical or electrical damage to the printed circuit board and connectors.
- Avoid handling the printed circuit board whilst it is powered and only handle by the edges to minimise the risk of electrostatic discharge damage.


*A good quality 2.5A power supply can be used if downstream USB peripherals consume less than 500mA in total.











REV.	REV. NOTE	DATE	SIGNATURE	APPR. R	EV.	REV.	NOTE			DATE	SIGNATURE	APP
A	INITIAL RELEASE	08-08/2019			A-1	Increase t	he spec	ification.	. 29-	-08/2019		
	¢5.5±0.2-		A B C D E F		Insulati Colour: Shield: / Unit B: Conduc Insulati Colour: Unit C: Unit D:	tor: 7/0. on: HDPE White/Br AL/Mylar 7C tor: 7/0. on: HDPE Yellow,Or DRAIN AL/Myl	(3364) rowon,\ : W=6m 08BC (3364) range,E WIRE: 7 ar: W=1	, white/f m (32AW() Ø0.5(3lack,B 7/0.12E	G) G) D±0.05 rown,Purple	e,White,R		
	CABLE SECTION	al view							White(WHO			
6	CABLE PRINTING(BLACK: 012– HIGH SPEED HDM		<):	3		Resolution Up to 1			9 60Hz (depe width	ends on Hl	DTV spec)	
5				ERANCE THERWISE SPECIFID	TITLE	hdmi a	TO H	idmi d	MALE	PART NO.		P4C
3			X. ±0	.2 ANGLES: ±2*	third Angle proje	CTION SCALE	UNIT	SHEET	DATE	DRAWING SAHD		
			X.X ±0				MM	2/3	08-08/2019	APPR. BY	CHECKED BY D	RAWN
2			X. ±0									






















BOX_ASSEMBLY SCALE 1:1















56,000










SECTION A-A







BOX_TOP SCALE 1:1









	1		വ		4	ω		N		
A		Lift length:10000 time	Ambient temperature:0-65 °C Contact resistance: <50mΩ	Spec:3A DC 5V						A
В		5	0-65 ℃ 0mΩ			18.9±0.5				B
C		APPROVED BY	304	TITEL		Patent 96312769.X 96230613.9 304 CPL US (2) (2) (2) (2) (2) (2) (2) (2) (2) (2)				n
				PAR						D
		CHECKED BY DR		PART NO.			<u>6±0.3</u>			
m		DRAWN BY U	⊕ Д	PROJECTION				<u>2.8±0.3</u>		m
 	mm 2019.7.9	UNIT DATE	SHEET 1 OF	SCALE PAGE			<u>5.3±0.4</u>	<u>+</u> - -	<u>15.2±0.5</u>	- - -
			 ۲		4	ω		N	⊢	




PDF



PDF



"pdfFactory Pro" 试用版本创建 文件使用



change time

-7.75+0.2mm


304 White mini rocker switch controls positive pole Wire specification: apple white AB301(185669) 18# 1185ø3.5 wire specification: AS41*0.16 or AS52*0.12


U022(Inner mold/over mold)

Switch lettering:

由 Autodesk 教育版产品制作

33





3D Gen3 X3 256Gb 2-Plane NAND Flash Die for 32GB microSD Card

June 28, 2017 Advance, Revision 0.3

Part Numbers

SDWFR-256GB3ED3D

Western Digital Proprietary and Confidential

Copyright ©2016-2017 Western Digital Corporation or its affiliates. All rights reserved.

This specification is confidential and is subject to any Western Digital Corporation or its' affiliates handbooks or terms of use provided or made available to the customer. This specification is subject to change and/or being updated without notice. The customer assumes sole and exclusive responsibility for compliance with safety, environmental, export, trade, and other applicable laws and regulations with respect to this specification. In addition, the customer assumes sole and exclusive responsibility for any use, embedded or otherwise, of device(s) described by this specification in any medical, aviation, nuclear, or ultra-hazardous applications, as well as in applications that could cause property damage, bodily injury, or death.

All specifications are subject to change without notice.





3D Gen3 X3 256Gb 2-Plane NAND Flash Die Product Overview

Product Overview

SanDisk® 3D Gen3 X3 256Gb 2-Plane NAND Flash memory is available in wafer form for customers requiring post processing. Die specifications and dimensions are provided in this data sheet. For detailed device operation characteristics, see the SanDisk 3D Gen3 X3 256Gb 2-Plane NAND Flash package data sheet.

Die Features

Table 1: 256Gb Die Features

For devices operating above 100 MHz, V_{CCQ} is 1.8V.

Feature		General Physical Specifications
Three-bits-per-cell (3bpc)	technology	Backside die surface: Polished bare silicon
Power supply voltage: 3.3	V (2.35-3.6V)	Processed wafer thickness: 785µm ± 25µm ¹
I/O Supply Voltage: 3.3V	(2.7-3.6V)/1.8V (1.7-1.95V)	Bond pad metalization: Al
Organization		Bond pad metalization thickness: 0.6µm
Page size	18,336 bytes	Passivation: SiO2/SiN/Polyimide
Block size:	TLC: 12MB	Passivation thickness: 6.37µm
	SLC: 4MB	
Device size:	1478 blocks/plane	
		Die Database and Die Outline
		Die size: 12.175mm × 6.286mm ²
		Scribe line: 70µm × 70µm
		Pads per die: 56
		Ordering information:
		SDWFR-256GB3ED3D

Note 1. Wafer form only.

2. Including scribe line.



3D Gen3 X3 256Gb 2-Plane NAND Flash Die Erase Before Initial Program Operation

Erase Before Initial Program Operation

The device might not be erased prior to shipment. This is done to protect the device in the event that the device will be subjected to IR reflow for the SMT process. If the cells are erased at the factory, the reflow process could cause cell degradation and/or make the device susceptible to data-retention failures.

SanDisk strongly recommends that prior to the reflow process, the host should erase only the blocks intended to be programmed.

When it is necessary to perform a firmware download *before* SMT:

- Do not erase the entire NAND Flash device.
- Perform a bad-block scan.
- Only erase those blocks that are needed to hold the firmware.
- After the firmware is downloaded, the device can go through SMT.
- When starting the normal operation of the device, do not erase the entire NAND Flash before starting. Over the lifetime of the device, only erase blocks just prior to programming them.

When it is necessary to perform a firmware download *after* SMT:

- Do not erase the entire NAND Flash device.
- The device can go through SMT.
- Perform a bad block scan.
- Only erase those blocks that are needed to hold the firmware.
- When starting the normal operation of the device, do not erase the entire NAND Flash before starting. Over the lifetime of the device, only erase blocks just prior to programming them.

Following the bad-block test, it is advisable to create a bad-block table to be used by the system software for mapping around any bad blocks.


For detailed specifications, commands, and operating modes, see the 3D Gen3 X3 256Gb 2-Plane NAND Flash package data sheet.



Western Digital Proprietary and Confidential

3D Gen3 X3 256Gb 2-Plane NAND Flash Die Functional Specifications

Figure 1: Bad Block Test Flow



Note 1. Following power-up, an FFh Reset is required before checking for bad blocks,

Functional Specifications

These specifications are provided for reference only. For detailed functional and parametric specifications, please refer to the package data sheet. Products and specifications are subject to change by SanDisk without notice.



3D Gen3 X3 256Gb 2-Plane NAND Flash Die Die Dimensions and Physical Specifications

Die Dimensions and Physical Specifications

Table 2: Die Characteristics, Dimensions, and Specifications


Characteristic	Specification
Wafer diameter	300mm (12")
Wafer thickness	785µm ± 25µm
Die size	X = 12.175mm, Y = 6.286mm (including scribe line)
Pad size	See Table 5 on page 7
Pads per die ¹	56
Die backside material	Bare silicon
Die backside finishing	Polished/bare silicon
Die backside potential	V _{SS} (GND)
Bond pad metalization	AI
Bond pad metalization thickness	0.6µm
Passivation	SiO2/SiN/Polyimide
Passivation thickness	6.37µm

Note 1. For Legacy Mode, some pads may not require bonding out (see Table 6 on page 8).

Table 3: Die Street Widths

Street	Value	Unit
X-axis die street width (dsw_x)	70	μm
Y-axis die street width (dsw_y)	70	μm

Figure 2: Wafer Die Orientation



3d_gen3_x3_256_2p_die__1.fm 6/28/17__Rev. 0.3






3D Gen3 X3 256Gb 2-Plane NAND Flash Die Pad Assignments

Pad Assignments

Figure 3: Floor Plan



Note 1. See Table 4, "Pad Coordinates at Centers of Pads," on page 6 for pad locations.



3D Gen3 X3 256Gb 2-Plane NAND Flash Die Pad Assignments

Pad #	Pad Type	Pad Name	X from Center	Y from Center
1	N-1	V _{SS}	-5972.5	-3009.9
2	G	V _{CC}	-5851.5	-3012.0
3	G	V _{SS}	-5019.0	-3009.9
4	N-1	I/00	-4900.0	-3009.9
5	N-1	V _{CCQ}	-4761.0	-3009.9
6	N-1	I/O1	-4622.0	-3009.9
7	N-1	V _{SS}	-4511.0	-3009.9
8	N-1	I/O2	-4400.0	-3009.9
9	N-1	V _{CCQ}	-4261.0	-3009.9
10	N-1	I/O3	-4122.0	-3009.9
11	N-1	V _{SS}	-4011.0	-3009.9
12	N-1	DQS	-3900.0	-3009.9
13	N-1	V _{CCQ}	-3761.0	-3009.9
14	N-1	DQSn	-3622.0	-3009.9
15	N-1	V _{SS}	-3511.0	-3009.9
16	N-1	V _{CC}	-3405.0	-3001.5
17	G	V _{CCQ}	-2979.3	-3000.9
18	N-1	REn	-2834.6	-3009.9
19	N-1	RE	-2692.0	-3009.9
20	N-1	V _{SS}	-2576.0	-3009.9
21	N-1	I/O4	-2465.0	-3009.9
22	N-1	V _{CCQ}	-2326.0	-3009.9
23	N-1	I/05	-2187.0	-3009.9
24	N-1	V _{SS}	-2076.0	-3009.9
25	N-1	I/O6	-1965.0	-3009.9
26	N-1	V _{CCQ}	-1826.0	-3009.9
27	N-1	I/07	-1687.0	-3009.9
28	N-1	V _{SS}	-1577.0	-3009.9
29	N-1	ZQ	-1432.0	-3020.1
30	N-1	V _{CC}	-1307.0	-3020.1
31	N-1	CADDO	-1207.0	-3022.3
32	N-1	R/Bn	-1107.0	-3022.3
33	N-3	Option	-1032.0	-3024.5
34	N-3	Option	-963.0	-3024.5
35	N-3	Option	-894.0	-3024.5
36	N-3	Option	-825.0	-3024.5
37	G	NC	-692.0	-3020.0
38	N-1	CEn	-545.0	-3023.9
39	N-3	Option	-467.1	-3024.5
40	N-3	Option	-394.9	-3024.5
41	N-1	V _{REF}	-317.0	-3023.9
42	G	V _{CC}	-217.0	-3019.4

Table 4: Pad Coordinates at Centers of Pads

©2016-2017 Western Digital Corporation, All rights reserved



Western Digital Proprietary and Confidential

3D Gen3 X3 256Gb 2-Plane NAND Flash Die Pad Assignments

Pad Type	Pad Name	X from Center	Y from Center
N-1	CADD1	-57.0	-3008.7
N-1	CADD2	57.0	-3008.7
G	V _{SS}	194.0	-3012.0
N-1	CLE	294.0	-3023.9
N-1	ALE	394.0	-3023.9
N-1	WEn	494.0	-3023.9
G	WPn	594.0	-3019.4
G	NC	3633.5	-2997.9
N-1	NC	3733.5	-3000.9
N-1	V _{SS}	3833.5	-3000.9
N-1	V _{CC}	3933.5	-3001.9
G	V _{CC}	5483.5	-3018.9
G	V _{SS}	5863.5	-3014.1
N-2	V _{CC}	5963.5	-3023.9
	N-1 G N-1 N-1 N-1 G G G N-1 N-1 N-1 N-1 G G G	N-1 CADD1 N-1 CADD2 G V _{SS} N-1 CLE N-1 ALE N-1 WEn G WPn G NC N-1 NC N-1 V _{SS} N-1 V _{CC} G V _{CC} G V _{SS}	N-1 CADD1 -57.0 N-1 CADD2 57.0 G V _{SS} 194.0 N-1 CLE 294.0 N-1 ALE 394.0 N-1 WEn 494.0 G WPn 594.0 G NC 3633.5 N-1 NC 3733.5 N-1 V _{SS} 3833.5 N-1 V _{CC} 3933.5 G V _{CC} 5483.5 G V _{SS} 5863.5

Table 4: Pad Coordinates at Centers of Pads

Table 5: Bond Pad Types

	vation opening)	
Pad Type	X [µm]	Y [µm]
Normal (N-1)	64	70
Normal (N-2)	70	64
Normal (N-3)	55	55
Giant (G)	80	80





3D Gen3 X3 256Gb 2-Plane NAND Flash Die Pad Assignments

Table 6: Ball/Pin Functions

Pin Name	Туре	Ball/Pin Function
ALE	Input	Address Latch Enable controls the activating path for addresses to internal address registers. Addresses are latched on the rising edge of WEn, ALE high.
CEn	Input	Chip Enable controls device selection. When the device is busy, CEn high is ignored, and the device does not return to standby mode following program or erase operations.
CLE	Input	Command Latch Enable controls the activating path for commands to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WEn signal.
RE ¹	Input	Read Enable Complement is reserved for Toggle Mode DDR2.
REn	Input	Read Enable controls serial data out, and when active, drives data onto the I/O bus. Data is valid after tDQSRE of the rising and falling edges of REn; it also increments the internal column address counter by one for each edge.
WEn	Input	Write Enable controls writes to the I/O port. Commands and addresses are latched on the rising edge of the WEn pulse.
WPn	Input	Write Protect provides inadvertent program/erase protection during power transitions. The internal high voltage generator is reset when the WPn pin is active low.
DQS ¹	Input/Output	Data Strobe acts as an output when reading data, and as an input when writing data. DQS is edge-aligned with data read; it is center-aligned with data written.
DQSn ¹	Input/Output	Data Strobe Complement is reserved for Toggle Mode DDR2.
1/0[7:0]	Input/Output	Data Input/Output (I/O) inputs commands, addresses, and data, and outputs data during Read operations. The I/O pins float to High-z when the chip is deselected or when outputs are disabled.
R/Bn	Output	Ready/Busy indicates device operation status. R/Bn is an open-drain output and does not float to High-z when the chip is deselected or when outputs are disabled. When low, it indicates that a program, erase, or random read operation is in process; it goes high upon completion.
V _{CC} ²	Supply	Power supply for the device
V _{CCQ} ²	Supply	I/O power for input and output signals
V _{REF} ¹	Supply	Reference voltage, reserved for Toggle Mode DDR2
V _{SS} , V _{SSQ} ²	Supply	Ground
NC		No Connect

Note 1. Toggle Mode DDR 1 = DDR interface with DQS; Toggle Mode DDR 2 = Toggle Mode DDR1 + (V_{REF} and/or ODT and/or complementary signals).

2. Connect all V_{CC}, V_{CCQ}, V_{SS}, and V_{SSQ} pins of each device to common power supply outputs. Do not leave any power pins unconnected.



3D Gen3 X3 256Gb 2-Plane NAND Flash Die Wafer Handling and Storage Requirements

Wafer Handling and Storage Requirements

SanDisk die products are packaged for shipping in a clean room environment. Upon receipt, customers should transfer the die or wafers to a similar environment for storage.

SanDisk recommends that customers adhere strictly to the cautions listed below. Failure to do so will result in irreparable damage to the devices.

Caution: Avoid exposing NAND Flash die products to ultraviolet light

Caution: Avoid processing the die at temperatures greater than 250°C for more than five minutes.

SanDisk also recommends that die or wafers be maintained in a filtered nitrogen atmosphere until removed for assembly. The moisture content of the storage facility should be maintained at $30\% \pm 10\%$ relative humidity. The storage facility temperature should be maintained at 25° C $\pm 20\%$.

Caution: Customers must take the necessary precautions to avoid ESD damage during handling. The die must be in an ESD-protected environment for inspection and assembly at all times.



Revision History

Table 7: Revision History

Status	Rev. #	Date	Changes
Preview	0.1	10/13/16	First draft release
Preview	0.2	11/29/16	• Table 4, "Pad Coordinates at Centers of Pads," on page 6: Corrected pad #4 X from center value
Advance	0.3	6/28/17	 Table 1, "256Gb Die Features," on page 1: Updated blocks per plane; updated power supply voltage range; corrected scribe line to 70µm × 70µm Table 3, "Die Street Widths," on page 4: Added die street width values Removed all V_{PP} content: not supported Updated document status to Advance

Western Digital Corporation 20511 Lake Forest Drive Lake Forest, CA 92630 U.S.A. www.westerndigital.com Western Digital Technologies, Inc. is the seller of record and licensee in the Americas of SanDisk* products.

SanDisk and the SanDisk logo are trademarks of Western Digital Corporation or its affiliates, registered in the U.S. and other countries. Other brand names mentioned herein are for identification purposes only and may be the trademarks of their respective holder(s). All specifications in this document are subject to change without notice. For memory capacity, 1 megabyte (MB) = 1 million bytes, and 1 gigabyte (GB) = 1 billion bytes. Some capacity is not available for data storage.

©2016-2017 Western Digital Corporation, All rights reserved